⇒ http://www.alse-fr.com/

A.L.S.E : Advanced Logic Synthesis for Electronics, vous propose des Services, des IPs, des Formations et des Cartes pour vos projets FPGA ou Logiciel Embarqué.

A.L.S.E a fait appel à Pyrat.net pour la refonte de son site afin de pouvoir suivre les évolutions du web et mettre à jour son site plus rapidement.

Articles syndiqués tirés de ce site

REFLEX CES Stratix 10 boards
16 janvier, par Bertrand Cuzeau, Clémence Lavaine
This page highlights REFLEX CES’ boards based on FPGA Stratix 10, the brand new FPGA by Intel 1- Sargon Instant-Development Kit Stratix 10 FPGA FMC+ PCIe board The Stratix 10 FPGA FMC+ Instant-Development Kit provides developers the best Out-Of-The box experience, combining the Best-In Class (...)
REFLEX CES DevKits
10 janvier, par Bertrand Cuzeau, Clémence Lavaine
REFLEX CES has developed many FPGA Development Kits and FPGA modules. This page highlights some of REFLEX CES’ newest and most powerful kits, based on Arria 10 FPGA. 1- Achilles Instant-Development Kit Arria 10 SoC SoM The Arria 10 SoC SoM provides to developers the best Out-Of-The box (...)
HyperBus / HyperRam Memory Controller
Novembre 2017, par Etienne Laurendeau
The new HyperRAM memories, based on low-power PSRAM technology and using a newly defined HyperBus interface, are a very welcome addition to the traditional RAM memories portfolio : they have been optimized for Mobile and Automotive applications and are an excellent fit for many projects. They (...)
Aurora 8b/10b IP Core
Octobre 2017, par Etienne Laurendeau
The Aurora 8b/10b IP Core is a lightweight high-speed serial protocol suitable for chip-to-chip, board-to-board and backplane applications using high speed transceivers. For Xilinx users, Aurora is available as a Xilinx Logicore IP. Our IP makes Aurora available to ASICs and to other FPGAs, (...)
Designing for Stratix 10 FPGAs
Août 2017, par Bertrand Cuzeau
The new Intel 14 nm Stratix 10 FPGA family offer unprecedented performance. However, taking full advantage of this new architecture and associated design tools requires to adopt new design techniques and use a new generation of tools. We have the proper trainings offer to help customers. This (...)
Designing for Stratix 10 FPGAs
Août 2017, par Bertrand Cuzeau
The new Intel 14 nm Stratix 10 FPGA family offer unprecedented performance. However, taking full advantage of this new architecture and associated design tools requires to adopt new design techniques and use a new generation of tools. We have the proper trainings offer to help customers. This (...)
NUMERIC_STD Issue.
Mars 2017, par Bertrand Cuzeau
This article describes an error that I found only recently in NUMERIC_STD. Conclusion : do not multiply signed or unsigned vectors by an integer ! - VHDL helper
NUMERIC_STD Issue.
Mars 2017, par Bertrand Cuzeau
This article describes an error that I found only recently in NUMERIC_STD. Conclusion : do not multiply signed or unsigned vectors by an integer ! - VHDL helper
VHDL Coding Guide
Novembre 2016, par Bertrand Cuzeau
This VHDL Coding Guide can significantly help improve your coding style as well as the quality of your designs ! - VHDL Coding Guide
VHDL Coding Guide
Novembre 2016, par Bertrand Cuzeau
This VHDL Coding Guide can significantly help improve your coding style as well as the quality of your designs ! - VHDL Coding Guide

0 | 10 | 20 | 30