A.L.S.E : Advanced Logic Synthesis for Electronics, vous propose des Services, des IPs, des Formations et des Cartes pour vos projets FPGA ou Logiciel Embarqué.
A.L.S.E a fait appel à Pyrat.net pour la refonte de son site afin de pouvoir suivre les évolutions du web et mettre à jour son site plus rapidement.
Articles syndiqués tirés de ce site
- What is IO Checker ?
-
14 mars
If you are involved with designing a board with an FPGA on it, starting with the schematics and ending in a functional PCB, then this article is four you ! Rationale Today more than ever, doing things quickly and right the first time is critical in any project. For HDL and Digital Design, we (…)
- Floating Points in FPGAs
-
28 février
Are you tempted about using Floating Point vectors (“Reals”) in your next FPGA project ? Can this be done ? How ? Is it a good idea ? Then this Application Note (an extract from our FPGA Design Training course) is for you… - Application Notes
- Floating Points
-
28 février
Are you tempted about using Floating Point vectors (“Reals”) in your next FPGA project ? Can this be done ? How ? Is it a good idea ? Then this Application Note (an extract from our FPGA Design Training course) is for you. - Intel
- UARTs & RS232
-
13 février
In 2024, some may consider that UARTs (and RS232) are a thing of the past. They couldn’t be more wrong ! An RS232 link is the simplest way to exchange any kind of information between to points ! From the simplest microprocessors to the most complex Systems On Chips and Embedded processors, all (…)
- The ALSE AVB Milan IP
-
25 janvier
In 2024, ALSE launches an FPGA IP for Milan, thus allowing any company to develop products incorporating the MILAN technology and protocols in record time, with very low effort, and guaranteed performance and compliance. The ALSE Milan IP The ALSE Milan IP combines a complex FPGA Hardware (…)
- What is AVB MILAN ?
-
25 janvier
This section and its articles are dedicated to the technology of distributing real-time media contents over Ethernet and more specifically : Audio. We present briefly AVB and MILAN since we are launching in 2024 and AVB-Milan IP. AVB AVB “Audio Video Bridging” is a set of six IEEE standards (…)
- JESD204
-
21 janvier
JESD204 is the Data Converter Serial Interface standard that was created through the JEDEC committee, with the participation of all the industrial providers of high-speed ADC and DACs (including Ti, Analog Devices etc). If you want to use High Speed ADCs or DACs in your project, you need an (…)
- Aurora 64B/66B IP Core on Polarfire
-
10 janvier
We have ported our Aurora 64B/66B on Polarfire, and tested it on the Polarfire kit. This is described in details in the Reference Design Documentation available below. In principle, this type of document is confidential and accessible only after signing a mutual NDA. Please understand that you (…)
- Aurora 8B/10B on Polarfire
-
8 janvier
Like we did for our Aurora 64B/66B, we have ported our Aurora 8B/10B on Polarfire, and tested it on the Polarfire kit. This is described in details in the Reference Design Documentation available below. In principle, this type of document is confidential and accessible only after signing a (…)
- LiteX and Lattice FPGAs
-
4 janvier
LiteX : Enhancing FPGA development with versatility and integration Author : Florent Kermarrec http://www.enjoy-digital.fr/ Overview of LiteX LiteX is an FPGA framework recognized for its broad compatibility with a range of FPGA platforms, including Lattice, Intel, Xilinx and and new actors (…)