⇒ http://www.alse-fr.com/

A.L.S.E : Advanced Logic Synthesis for Electronics, vous propose des Services, des IPs, des Formations et des Cartes pour vos projets FPGA ou Logiciel Embarqué.

A.L.S.E a fait appel à Pyrat.net pour la refonte de son site afin de pouvoir suivre les évolutions du web et mettre à jour son site plus rapidement.

Articles syndiqués tirés de ce site

Nina
Septembre 2016, par Bertrand Cuzeau
Nina is a very simple add-on board that can be plugged into many cheap FPGA kits including the BeMicroMax10, the DE0-nano, the DE2 series etc. It provides a lot of extra peripherals and features including Ethernet and many more. Extend low-cost kits with Ethernet and many extra features ! Nina (...)
Utilities
Septembre 2016, par Bertrand Cuzeau
© 2009 ALSE. All rights reserved. NOTICE OF DISCLAIMER about Free IPs and other information on the ALSE Web site. ALSE is providing design, code, or information “as is.” By providing the design, code, or information ALSE makes no representation that this implementation is free from any claims of (...)
VHDL Examples
Septembre 2016, par Bertrand Cuzeau
If you are looking for well-written code to analyze, or coding examples, please check also our Free IP section where you can find the source code of many IPs, which are reasonably simple to understand while implementing all the concepts needed for designing complex functions. We have dedicated (...)
10GEDEK
Septembre 2016, par Bertrand Cuzeau
We have a 10G Ethernet version of our ground breaking GEDEK IP ! Yes, it’s 10 times fatser, and clearly, software solutions are unable to cope with such data rates (they couldn’t even address the Gigabit transfers without loss). 10G Ethernet ??? 10G Ethernet starts becoming available, if not (...)
JPEG Video Decoder
Septembre 2016, par Bertrand Cuzeau, Etienne Laurendeau, Frederic CALDAIROU
This compact and extremely efficient core is capable of decoding in real-time video on-the-fly using standard and ubiquitous JPEG compression, even on low-cost FPGAs. This IP does not require any processor nor any external memory. Purpose Our Baseline JPEG Decoder (Decompression) core is (...)
And MANY more !
Septembre 2016, par Bertrand Cuzeau
We probably already have the video processing block you need 😉 We have developed a lot of other video processing blocks : Frame Buffer Uses External Memory (typically DDRx) to buffer video frames and allow sender and receiver to operate at very slightly to very different rates. RGB ↔ 422 (...)
EDID manager
Septembre 2016, par Bertrand Cuzeau, Frederic CALDAIROU
This IP is actually two IPs in one and can manage the EDID Tables used in HDMI to let the sink (rx) disclose the video (and audio) formats that it supports. The two IP blocks are : EDID Table Provider This function includes an EDID Table provided by the user and an I2C Slave in order to manage (...)

0 | 10 | 20 | 30